

Fig. 1

200 →




Fig. 2

300




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

[illegible]

Fig. 11a

1160 ↗

	Port 7	Port 8
Link-A	16	16
Link-B	22	10
Link-C	14	18
Link-D	12	20
	64	64

Fig. 11b

1180 ↘

	Port 7	Port 8
Plane-0	27	13
Plane-1	14	12
Plane-2	12	16
Plane-3	11	23
	64	64

Fig. 11c




Fig. 12




Fig. 13

940




Fig. 14

FIG. 15 is a block diagram of a system 1430, which includes a first processing unit 1442 and a second processing unit 1478. The first processing unit 1442 includes a first input/output interface 1444 and a first processing core 1446. The second processing unit 1478 includes a second input/output interface 1474 and a second processing core 1476. The first processing unit 1442 is connected to the second processing unit 1478 via a communication bus 1448. The first processing unit 1442 is also connected to a first storage unit 1450. The second processing unit 1478 is also connected to a second storage unit 1452. The first storage unit 1450 is connected to the first input/output interface 1444. The second storage unit 1452 is connected to the second input/output interface 1474. The first processing unit 1442 is also connected to a first network interface 1454. The second processing unit 1478 is also connected to a second network interface 1456. The first network interface 1454 is connected to a first network 1458. The second network interface 1456 is connected to a second network 1460. The first processing unit 1442 is also connected to a first power supply unit 1462. The second processing unit 1478 is also connected to a second power supply unit 1464. The first power supply unit 1462 is connected to the first input/output interface 1444. The second power supply unit 1464 is connected to the second input/output interface 1474. The first processing unit 1442 is also connected to a first clock source 1466. The second processing unit 1478 is also connected to a second clock source 1468. The first clock source 1466 is connected to the first input/output interface 1444. The second clock source 1468 is connected to the second input/output interface 1474.




Fig. 15

1600




Fig. 16




Fig. 17




Fig. 18




Fig. 19